About DefSim

An integrated measurement environment for physical defect study in CMOS circuits

DefSim is an integrated circuit (IC) and a measurement environment for experimental study of CMOS defects. The central element of the DefSim environment is an educational IC with a large variety of shorts and opens physically inserted into a set of simple digital circuits. The IC is attached to a dedicated measurement box serving as an interface to the computer. The box supports two measurement modes - voltage and IDDQ testing.

With DefSim you can:

- Experiment with real CMOS defects!
- Observe the truth table of correct circuit
- Observe the truth table of defective circuit •
- Obtain defect/fault tables for all specific defects •
- Define test patterns automatically or manually
- Activate IDDQ and voltage measurements
- Study behavior of bridging and open faults •
- Study and compare different fault models

DefSim IC Specification

- 18 different complex cells and small circuits
- More than 500 different defects implemented
- Technology AMS CMOS 0.8µm (CYE 2M/2P) •
- Area 19.90 mm2 •
- 62 pins, JLCC68 package




There are several DefSim solutions available:

• DefSim Personal - simple but powerful. Personal solution allows to experiment with different aspects of IC testing shortly after connecting DefSim hardware with computer. Ideal for standalone use or for small groups of users.

• DefSim Classroom - advantage by sharing. Built on a top of modern Web-technologies DefSim Classroom is capable to share single or several hardware devices between multiple users. Best suitable for organizing study process in classrooms, distance e-learning or remote Web-access services.








DefSim Chip Layout

DefSim chip consist of two blocks (*HRDLIB* and *C17*) that contain matrices with various digital cells implemented. For each cell there is a fault-free circuit and many copies of the same cell with intentionally injected defects. Additional circuitry, like multiplexers and decoders, allow addressing and activating selected cells and trnsmitting their responses. Only one circuit at a time can be actived (selected).

The desired sort of defect can be activated by choosing faulty version of the cell with the fixed (intentionally injected) defect. To be close to the silicon reality each cell is loaded and driven by standard non-inverting buffers. Since a built-in current monitor was implemented in each block as well, it is possible to apply both voltage method and I_{DDQ} testing.



DefSim chip layout


List of Cells

Here we have listed circuits that were implemented in the chip. The following gates were implemented using the industrial standard cell library *HRDLIB*:

- AN1 = NOR(AND(A,B), AND(C,D))
- AN3 = NOR(AND(A,B), C, D)
- EN1 = XNOR(A,B) = NAND(OR(A,B), NAND(A,B))
- E01 = XOR(A,B) = NOR(AND(A,B), NOR(A,B))
- IN1 = NOT(A)
- NA2 = NAND(A,B)
- NA3 = NAND(A, B, C)
- NA4 = NAND(A, B, C, D)
- NO2 = NOR(A,B)
- NO3 = NOR(A, B, C)
- NO4 = NOR(A, B, C, D)
- NO42 = NOT(NAND(NOR(A,B) , NOR(C,D)))
- ON1 = NAND(OR(A,B), OR(C,D))
- ON3 = NAND(OR(A,B), C, D)
- CB1 Custom testability benchmark

DefSim chip also contains cells with C17 ISCAS-85 testability benchmark. In both cases the layouts of CB1 and C17 were automatically synthesized.






Schematic diagram of first block (*HRDLIB*) of DefSim chip

Implementation of Defects


DefSim integrated circuit contains a number of circuits including fault-free circuits and their variations with intentionally injected defects. There are two types of defects implemented in DefSim: opens and hard shorts in conducting layers (*Polysilicon, Metal1, Metal2*). These defects are located both inside logic gates as well as upon (or between) signal lines outside the gates.

Here we have examples of typical defects implemented in DefSim chip:




Complex cell with IN-OUT short caused by excessive Metal2 defect





NAND2 cell with floating gate caused by missing Metal1 defect



NAND2 cell with Drain-Source short caused by missing *Polysilicon* defect



Use Cases

In general, the *DefSim* environment targets two main challenges of testing: *fault sensitization* and *fault observability*. Basically, the main questions that can be answered by *DefSim* are:


- Which fault model is more efficient in describing existing defects?
- Does a particular fault model (e.g. *Stuck-at Fault* or *wired-OR*) detect all defects in a given *Circuit Under Test* (CUT)?
- Does one need to consider more than one fault model to cover all defects in a single given CUT?

In addition to that, the user can compare fault detection (observability) efficiency of voltage and I_{DDQ} testing, obtain truth tables of good (without defects) and defective circuits, observe defect tables for available circuits, etc.

In the following we will consider several simple examples of defects and discuss measurement data obtained for them using *DefSim* kit.


Case 1 - Evaluating Stuck-at Fault Model

First of all, let's see if the *Stuck-at Fault* (SAF) model covers all available defects for a selected circuit. A complete SAF test for *ON1* circuit given in the table on the right:



Complex gate ON1

Now we will pass the test sequence to the *DefSim* hardware. After running this test on *DefSim* hardware, we see that two defects *A*/*D* and *B*/*C* were not covered:



A/D and B/C not covered! Either 0101 or 1010 vector need to be added



DCBA 0010	0	O A/C	0	o Argnd	1	1	o Avdd	0	0	0	0	0	o B/vdd	0	0	1	1	CVdd	o D/gnd	D/n1	0/0 1	ppvq 1	n1/gnd	o n1/D/vdd	pub/o	o n1/Q	o Qividd	Outputs	о Н
0100 0110	0 1	0 1	0	0	0 0	1 0	1 0	0 0	0 1	0 1	1 0	1 1	1 0	0 1	0 1	0 1	0 1	0 0	0	0 0	1 0	0 0	0	0 1	1 0	1 0	0 1		H L
1001 0101	1 1	1 0	0 1	1 1	1	1	0	0 1	1 0	0	0	0	0	1 1	0 1	0 1	0 1	0	1 0	1 0	1 0	0	0	1 1	0	0	1 1		L L
Coverage	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1		_

In order to cover these two defects we need to add either 0101 or 1010 vector:

After 0101 vector adding to the test both A/D and B/C become covered!


This experiment shows that *Stuck-at Fault* model sometimes provides insufficient fault coverage in real circuits. This is a well-known fact of course, and *DefSim* provides a very simple example that illustrates this fact.

Case 2 - Bridging Faults: Wired-AND or Wired-OR?

Since, *Stuck-at Fault* is not an ideal fault model for bridging fault detection we have to look at other models. There are two common types of bridging fault models: *wired-AND* and *wired-OR*.

For next experiment we chose bridging fault *B/C* between ports *B* and *C* of the same circuit *ON1*. The goal of the experiment is to find out which model (*wired-AND* or *wired-OR*) describes given defect precisely.

Now we have to use both fault models and for each fault model find all test patterns detecting defect B/C. *Wired-AND* model produces 2 patterns and *wired-OR* – 4. These patterns are presented in the table below:



Complex gate ON1, defect: B/C

Test	Wired-AND	Wired-OR
Itst	DCBA	DCBA
1	1010	1100
2	0101	0100
3		0011
4		0010



Now we can evaluate all test patterns by using DefSim environment. Measurement results concerning their detection of a given defect (short B/C) are presented below:


Test resu		43:48 [ON1, single defect: B/C] 🛛 🗖 🖬 🖓
DCBA	Q	PASS/FAIL
0000	1/0K	PASS
0001	1/0K	PASS
0010	1/0K	PASS
0011	1/0K	PASS
0100	1/0K	PASS
0101	1/Fail	FAIL
0110	0/0K	PASS
0111	0/0K	PASS failed
1000	1/0K	PASS patterns
1001	0/0K	PASS
1010	1/Fail	FAIL
1011	0/0K	PASS
1100	1/0K	PASS
1101	0/0K	PASS
1110	0/0K	PASS
1111	0/0K	PASS
	<u>S</u> ave	Info Close

Wired-AND model describes this defect

Here we can see that measurements fully agree with wired-AND fault model.

Case 3: Victim-agressor Model

Although, *wired-AND* is the most common model used for bridging fault modeling in CMOS technology, it is not always relevant. Let's consider short D/Q now, i.e. the fault between input and output. *Wired-AND* and *wired-OR* test patterns for this short are given the table below:



Test	Wired-AND	Wired-OR
Test	DCBA	DCBA
1	0000	0001
2	0001	0010
3	0010	0011
4	0011	1001
5	0100	1010
6	1001	1011
7	1010	1101
8	1011	1110
9		1111

Now, let us analyze results of measurements that were performed using DefSim:



📋 1: Exper	iment results 08:	08:56 [ON1, single defect: D/Q] 🛛 🗖 🖂
Test resu	Its	
DCBA	Q	PASS/FAIL
0000	0/Fail	FAIL
0001	0/Fail	FAIL
0010	0/Fail	FAIL
0011	0/Fail	FAIL
0100	0/Fail	FAIL
0101	0/0K	PASS
0110	0/0K	PASS
0111	0/0K	PASS
1000	1/0K	PASS
1001	1/Fail	FAIL
1010	1/Fail	FAIL
1011	1/Fail	FAIL
1100	1/0K	PASS
1101	1/Fail	FAIL
1110	1/Fail	FAIL
1111	1/Fail	FAIL
	₽ <u>S</u> ave	Print Î Close

Neither Wired-AND nor Wired-OR? Victim-aggressor behavior: A is a stronger driver!

One can easily see that in reality more patterns detect D/Q short than predicted by either *wired-AND* or *wired-OR model*. After some analysis, it can be seen that the fault is always detected when D is different than Q, which means that output Q always takes the value of D.

In other words, the buffer that drives input D is a stronger driver than the output Q of the complex gate ON1.

There are many more interesting experiments possible to run with *DefSim* measurement environment. For example, some opens implemented in *DefSim* cause memory effects in the circuits.

